Abstract-Hybrid converters consist of a main inverter processing the bulk of the power with poor waveform performance and a fast and versatile auxiliary inverter to correct the distortion. In this paper, the main converter is a mediumvoltage (MV) neutral point-clamped inverter, and the auxiliary inverter is a low-voltage and low-current rated current source inverter (CSI), with series capacitor being used to minimize the CSI voltage stress. The result is a high output current quality, which is obtained with a very low switching stress in the main converter and a very small added installed power (<4%) in the CSI. This paper expands this concept by investigating the hybridization of an MV inverter with an existing LC L filter, investigating the additional challenges related to resonances, and proposing a solution for stable operation. The experimental validation of active ripple cancellation has been provided at 3 kW.
I. INTRODUCTION

C
ONVERSION of dc into ac at medium-voltage (MV) and high-voltage levels has become a very important research topic now when the need to transfer very large amounts of power (GW) over long distances favor high-voltage dc (HVdc) transmission systems. In the medium term, it is predicted that the distribution system will remain ac, which will require the use of HVdc/high-voltage ac inverters to interface the transmission and distribution systems. Standard two-level inverters built using series connected devices were initially used in the first generation of forced commutated HVdc systems for their simplicity and the easiness to embed redundancy by adding additional devices in series; however, difficulties in achieving static and more importantly dynamic voltage sharing during switching meant that the harmonic performance of such inverters was poor due to reduced voltage levels and further limited by the low switching frequency.
In the last 5 years, forced commutated Insulated Gate Bipolar Transistor (IGBT) with ratings of 6.5 kV [1] became commercially available, which would reduce the number of series connected devices needed in a two-level inverter and therefore lower complexity and cost. However, the poorer switching performance of an MV (voltage rating >2 kV) forced commutated device which for the same kVA switched, results in higher switching loss, is also a limiting factor that will limit the switching frequency to approximately 1 kHz, which means power quality will remain a problem for a two-level MV/high-voltage inverter implementation.
Multilevel voltage inverter topologies [2] - [5] , such as the cascaded H-bridge, the flying capacitor, and the diode-clamped inverters, were proposed more than 15 years ago, promised to solve the limitations of the inverters using series-connected switches, but their application was limited in practice to a low number of levels [three as is the case of the neutral pointclamped (NPC) inverter]. The most important drawbacks were that the modulation and control became very complex and also that building of an inverter leg with high number of levels requiring different connection paths for the clamping diodes or capacitors that resulted in large and uneven stray inductances made the implementation of building blocks quite difficult. The modular multilevel converter proposed a few years ago [6] , [7] has gained increased popularity in a short period of time due to its reliance on a large number of identical building blocks that would enable cost effective mass production and allow flexibility in implementing any custom design system solutions. Hybrid converter implementations have been proposed in the past to enhance the behavior of passive filters [8] , [9] or to improve the waveform quality of slow converters by adding low current rated auxiliary converters [10] - [17] .
Papadopoulos et al. [13] have proposed a hybrid solution aimed at improving the harmonic performance of a slow switching MV/high-voltage inverter by means of employing an auxiliary current source inverter (CSI) with very low installed power to cancel the switching harmonics caused by the main converter. The CSI is used, because it is very good at synthesizing an ac current reference, in this case, the switching current ripple, which is in the 100-Hz range of the main MV inverter, with the lowest switching frequency. A series capacitor to block most of the fundamental (50 Hz) voltage 2168-6777 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. is connected in series with the CSI to minimize its voltage ratings, so standard/fast switches (ratings up to 1.2 kV) could be used.
The proposed hybrid concept shown in Fig. 1 is similar to [10] where the auxiliary inverter cancels the main current switching ripple, which is a fraction of the main inverter current. With respect to the hybrid filter idea, most papers are using a voltage source inverter (VSI) as the auxiliary bridge which if used to synthesize currents would require a fast current controller and for that reason very fast switching. A VSI with a hysteresis controller could be used as an alternative solution; however, the wide harmonic spread of a hysteresis controller makes it more likely to excite oscillation of LC circuits that form the switching harmonic filters making them less appropriate for grid-connected applications. Although the weight of dc-link inductor of the CSI tends to be larger compared with dc-link capacitor of VSI, the inductor lifetime and its ability to handle surge stresses (overcurrents/ overvoltages) are superior compared with electrolytic capacitors that are more sensitive to overvoltages, current ripple, and temperature variations.
Inzunza and Akagi [11] demonstrated the idea of implementing an MV active filter by using a low-voltage three-phase voltage source active power filter (APF) in series with a capacitor to minimize/block the 50-Hz fundamental component voltage stress across the converter while also minimizing the cost. The use of a series capacitor with a CSI has been investigated in [12] and [18] but for low-voltage APF applications and in [19] for photovoltaic applications. The novelty in relation to [10] is that it addresses MV/high-voltage applications, and that the installed power of the auxiliary inverter is further reduced by using a seriesconnected capacitor to cancel most of the fundamental (50 Hz) ac voltage, similar to [11] . By using a CSI as in [12] , the circuit does not need the current controllers that a VSI would need in an active filter application, since the ac reference currents are synthesized directly, therefore, being able to switch slower for a similar current tracking performance. Section II briefly outlines the design procedure followed in [13] for the hybrid converter in an MV stiff grid application, revealing the key results and system scaling considered necessary for the reader to familiarize with the context and operation of the hybrid concept. Section III outlines the procedure followed into designing the LC L filter and CSI along with the design considerations taken and alterations compared with the previous design. Section IV outlines the options for damping resonant frequencies and proposes an active damping compensator before showing the simulation results that validate the expected operation of the hybrid system. An increase in complexity of the system to account for the mitigation of the voltage ripple seen at the input terminals of the hybrid system [equivalent to point of common coupling (PCC)] caused by the CSI switching harmonics, along with an evaluation of the sensitivity to wide grid impedance variation is also included. The impact on efficiency is explored by estimating the semiconductor losses. Section VI shows the experimental behavior of the system, currently in development, at 3 kW with the performance analyzed to validate simulated results.
II. LC L-CONNECTED HYBRID TOPOLOGY
This paper expands on the previous work relating to the hybrid concept in [13] by investigating the challenges of applying the same technique to connect the auxiliary CSI through series capacitors to the MV grid/main inverter via their split inductance that typically will form an LC L filter and lead to the known associated stability problems reported already in [20] . The resulting topology is shown in Fig. 2 . It also contains a set of damping resistors and a contactor that can be used to switch the main VSI operation mode from passive LC L filtering of the switching current ripple to active/hybrid operation.
The evolution from the hybrid topology shown in Fig. 1 , which assumes an ideal stiff grid, to the LC L-connected Hybrid topology in Fig. 2 comes as a logical progression when considering the supply line inductance. This could be considered a more realistic implementation for MV (and perhaps weaker) grids, as the grid line inductance will naturally form an output LC L filter when combined with the series capacitance and VSI side inductance. The other advantage is that the inductor L f present in the CSI filter shown in Fig. 1 is no longer necessary.
LC L filters are known to achieve better attenuation compared with the first-order (L) filter with a smaller component size; however, their design is more challenging due to the need to carefully consider the resonant frequency placement and the potential damping of resonances. The LC L filter design for MV applications is even more restricted by the low converter switching (∼1 kHz) frequency [21] , [22] , therefore requiring the filter resonant frequency to be placed close to the typical low order harmonics (fifth, seventh, and so on) present in distribution grids. The problem is outlined in [21] where the concept of virtual harmonic content is introduced in order to design the LC L filter to comply with grid code requirements with the lowest possible filter size, while Sato et al. [10] proposed the additional use of the computationally demanding selective harmonic elimination pulsewidth modulation (PWM) to eliminate harmonics up to the 29th order to allow for higher resonant frequency placement and, therefore, achieve smaller filter size. Although in this paper, a more simplistic approach was taken toward the LC L filter design, and the considerations are in line with the existing literature [20] - [22] .
The connection of the CSI operating as an APF on an existing LC L filter can achieve further improvement in the harmonic current filtering with very low added installed power with the potential of adding only the auxiliary CSI, its ac-side filter capacitor C p , and the overvoltage protection, with no other additional components (ac-side inductors). The resulting topology shown in Fig. 2 allows for two modes of operation through switch S1. When the switch is closed and the CSI is disabled, the VSI operates using passive LC L filtering with the resistors R d providing damping. When the switch is opened and the CSI is enabled, the circuit operates as a hybrid active filter with the damping resistor R d and its associated losses removed. As a result, the overall topology can be considered hybrid in two ways, due to the combination of a main VSI and auxiliary CSI as well as the option of choosing between passive and active filtering.
Switch S1 in this simulation study is used to compare the harmonic performance between passive and active filtering. Realistically, it could be implemented as a mechanical or electronic (Triac) switch depending on the functionality needed: redundancy or safe startup/shutdown (inrush current limitation). Although the switch could be realized with semiconductors, there is no clear advantage given that it must be rated at the full grid voltage and more than 20% of the current. An electromechanical switch (contactor) would be sufficient to provide the required protection, synchronization, and meet the ratings at a reduced cost.
The addition of the CSI to the LC L has two main topological implications. During active filtering, the damping resistor R d of the LC L filter is no longer needed; therefore, a source of resistive losses is removed. Compared with the stiff grid design, the ac-side filter inductor of the CSI (L f ) are no longer necessary as sufficient attenuation is achieved by the combination of capacitor C p and grid side inductance. The unexpected benefit of this is that when using a stiff grid connection, this filter favored high CSI switching frequencies to maintain a small component size. However, as the large enough grid side inductance is present in an LC L filter, a lower switching frequency of the CSI can give the same performance.
III. DESIGN OF THE HYBRID SYSTEM CONNECTED TO A STIFF/IDEAL GRID The circuit topology, shown in Fig. 1 , consists of a slow switching MV three-level NPC VSI as the main bridge that interconnects with the MV grid through a line side inductance L 1 that is designed to limit the switching current ripple, while the series capacitor APF auxiliary bridge is a three-phase two-level CSI connected in series with a capacitor (C s ) that is designed to block most of the 50-Hz voltage. Capacitor C p along with L f and R f (not shown) is the CSI second-order low-pass ac-side filter necessary to smooth the PWM output current of the APF. The control of the main VSI is independent to the CSI and can remain largely unchanged compared with a standalone VSI installation. The CSI primary role is to act as an active filter to the switching current ripple produced by the VSI. By also injecting a calculated fundamental current in the series capacitor, it is possible to control the fundamental voltage drop on the capacitor, and therefore, ensure minimal voltage stress on the CSI. The reference waveform to the CSI is therefore the switching current ripple of the main bridge, which can be sensed and the calculated reactive fundamental current component to achieve the desired voltage drop. The detailed hybrid converter model including the phasor diagrams used to derive the control, and the design equations are detailed in [13] . In Table I , the specifications for the hybrid converter used in this simulation study are summarized.
A. Design Procedure Outline
The converter side inductance L 1 has been designed by limiting the maximum current ripple in the inverter side inductance L 1 to 20% of the peak-to-peak maximum current. This maximum current ripple is calculated based on the VSI dc-link voltage level and the modulating strategy chosen for a given topology. Fig. 3 reveals the simplified phase equivalent circuit at the fundamental and VSI switching frequency. The series capacitor C s design is designed based on various requirements. A smaller series capacitance results in lower reactive current requirement to achieve a given fundamental voltage drop; however, this is counteracted by the larger switching voltage drop (1) across the series capacitor which is mirrored equally at the ac side of the CSI, as shown in Fig. 3(b) .
To ensure that the series capacitance meets the design requirements, the minimum value is calculated based on (2) for a maximum switching voltage stress whilst the maximum value is limited by the maximum reactive power (Q) relative to the total apparent power (S) that can be injected (3)
(1)
The parallel capacitance C p is chosen to be large enough to smooth the CSI PWM current, however, must be kept as small as possible to reduce the amount of circulating current, which is based on the ratio of series and parallel capacitances (4). The switching current reference to the CSI must be multiplied by a gain (4) to compensate for that bleeding current. The inductance L f and resistance R f are subsequently chosen to form a second-order low-pass filter with cutoff frequency at half the CSI switching frequency or less in order to achieve sufficient attenuation. In this case, the filter has been designed for a cutoff frequency of 10 kHz.
The maximum voltage stress on the CSI has been chosen as a 20% of the peak grid voltage (940 V L-L pk ), with half being caused by the fundamental voltage (V g − V C s ) and the other half (10%) caused by the switching current ripple across C s which is mirrored also across the CSI ac input. This design scenario results in the minimum value for C s . Limiting the reactive power as percentage (20%) of the apparent power defines the other limit for the series capacitor range, which in this case, is 55-110 μF. Table II shows all the parameters for the design procedure with a stiff grid.
B. Control Scheme of the Hybrid Converter
The control of the CSI is implemented according to the diagram shown in Fig. 5 . The switching current ripple is extracted from the VSI inductor L 1 current per phase, removing any low order harmonics or dc components and multiplied by (4) to compensate for the fraction of the CSI current that is trapped by the CSI filter capacitors C p . The fundamental current component is calculated in the dq rotating frame with the active component contributing toward maintaining the dc-link current above the peak of the ac current reference and the reactive component to achieve the desired capacitor voltage drop and synchronized with the grid voltage. Finally, a dc voltage compensator is added to protect the CSI and series capacitor voltages from the possibility of dc drifting.
C. Simulation Results of Hybrid Converter With Stiff Grid
The simulation results of the hybrid converter operating with a stiff grid are presented in Fig. 4 for a series capacitance of 110 μF. The CSI maximum voltage stress is below 20% of the line-to-line grid voltage with the capacitor and CSI phase voltages shown together in Fig. 4(b) , for comparison. The grid current Total Harmonic Distortion (THD) has been calculated at 2% compared with the 11% THD of the VSI side current, achieving a 96% reduction in the main switching frequency harmonic and all current harmonics being kept below 1% of the fundamental current. The installed power in the CSI is maintained below 4%. 
IV. HYBRID SYSTEM CONNECTED VIA LC L FILTER
This section outlines the additional design considerations along with the procedure required to obtain a stable performance when the hybrid converter is connected to the grid via an LC L filter under the same requirements for the maximum CSI voltage stress and grid specifications. Since the system in Fig. 2 can operate as two different circuits, they will be treated as such in the design procedure and referred to as passive mode, when the switch S1 is closed and CSI is disabled, and active mode, when S1 is open and CSI is enabled. The procedure starts by designing the LC L circuit, ensuring proper passive mode operation. The focus of this paper is afterward centered on the design of the CSI, and the choices made in order to meet the aforementioned design requirements. The single-phase equivalent circuits for each mode are shown in Fig. 6 , where the inductances of the LC L output and the grid side (L 2 and L g ) are grouped as a single inductance L o to reflect the frequency response of the system.
A. LCL Filter Design Procedure
The VSI inductance L 1 is chosen to limit the maximum switching current ripple at 20% giving the same value as in the stiff grid situation of 3.6 mH. The grid side impedance is then calculated based on [23] for an SCR = 10 and X/R = 5 resulting in L g = 1.8 mH and R g = 0.113 . These values have been chosen to be representative of a near weak grid situation, usually identified as having an SCR lower than 10, to reflect the possibility of the system operating in nonideal grid situations. The inductance L 2 is chosen at 1.8 mH, so that L g + L 2 matches the converter side inductance, and therefore avoiding extra resonances in the system.
The LC L/series capacitor C s must then be chosen to place the resonant frequency (5) at approximately half of the switching frequency or below. The maximum capacitance value is usually restricted based on the allowed reactive power generated; therefore, a similar range of capacitances for C s can be considered as the previous design, i.e., 55-110 μF with respective resonant frequencies between 500 and 360 Hz
For the following design, a value of 100 μF has been chosen to enable lowest consumption of CSI installed power devices, as detailed in [13] , where it was shown that the result of the C s versus CSI installed power optimization is convergent even when a large range of CSI losses are considered, as shown in Fig. 7 (a) and (b) under the assumption that the CSI efficiency typically ranges from 85% to 95% of the apparent power processed, depending on switching frequency. The results are shown for a range of series capacitor values with each curve representing different dc-link resistances equivalent to a 5, 10, and 15% loss of the apparent power processed. By using 100 μF, the resonant frequency of the resulting LC L filter is 375 Hz. A damping resistor R d = 50 m has been chosen to give sufficient damping and very good attenuation of the 1-kHz switching frequency ripple.
B. CSI Active Filter Design
The connection of the CSI and its filter capacitor C p in neutral point of the LC L filter presents a convenient place from the point of view of maintaining low-voltage insulation and voltage CSI ratings, as the neutral potential is closest to ground but leads to an intriguing design problem to provide stable operation. In addition to the CSI design restrictions existent for the stiff grid connection, the placement of the new resonant frequency needs careful consideration as it may be significantly higher, influenced by a smaller capacitance (C p ). For a 10:1 C s /C p ratio, the new resonant frequency may three times higher than for the passive LC L.
The problem can be explained by considering the harmonic current spectrum produced by the VSI that needs to be removed. The triangular shape of the current ripple means that the first harmonic will cause the largest sidebands around the switching frequency and the remaining harmonic clusters situated around multiples of the switching frequency with negligible amplitudes above 5 kHz.
In a stiff grid situation, the CSI design is implemented by matching the parallel capacitance C p as a fraction of C s to limit the circulating current and then choosing an appropriate filter inductance to place the cutoff frequency at less than half of the CSI switching frequency (typically 10-15 kHz for 30-kHz CSI switching frequency). This means that the CSI filter produces no/constant attenuation for the VSI current ripple ( f < 5 kHz) to be cancelled (Fig. 8) .
In the LC L scenario, the connection of capacitance C p to C s will mitigate the resonant frequency of the LC L filter. Fig. 9 shows the resonant frequency mitigation by showing the Bode plot of converter voltage V s to current I s with the corresponding resonances for active and passive modes.
Considering that the resonant frequency of an MV LC L filter is typically situated around half of the most significant lowest switching frequency harmonic, it makes it impossible to place the new resonant frequency ω r3 outside of the current harmonic range to be cancelled shown in Fig. 9 . Placing the resonance below the switching frequency sidebands is impossible, as it would require a much larger capacitance ratio compared with C s , and placing the resonance above 5 kHz is also not feasible, as the capacitance would be too small causing large switching harmonic voltage across it.
The capacitance value must, therefore, be selected to avoid placing the resonant frequency, where a switching current harmonic is situated as this could excite resonance and would create instability. In this case, the suggested value would be near 1.5 kHz, equally spaced between the harmonic clusters of the switching frequency and twice the switching frequency. For the following design, however, C p has been chosen at 10 μF placing the resonant frequency at 1190 Hz, close to the 1250-Hz sideband in order to demonstrate that stable circuit operation is possible under certain damping options, which means that the component design is not so strict. 
C. Passive Damping
One option of dealing with resonance is via the use of passive damping. Fig. 10 reveals three possible damping options, and Fig. 11 shows the corresponding frequency response on the input voltage to input current for the values listed below: 1) L 2 parallel damping resistor R pd = 50 ; 2) series capacitor damping resistor R sd = 1 ; 3) series capacitor L R damping R sd = 1 and L f = 0.3 mH. The option of adding a parallel resistance to L 2 is effective, but as the parallel resistor cannot be removed during passive mode, the losses are increased. Thus, one of the other two methods could be pursued with the advantage that if critical damping can be achieved, the CSI control circuit remains the same as in the stiff grid situation. Realistically, some damping is achieved by the internal ac resistance of the components, which for high current rating inductors (L 1 , L 2 , L g ) may have a significant skin effect around 1 kHz. However, the addition of extra damping resistance would lead to additional cost and losses, making passive damping undesired.
D. Active Damping
The high switching frequency and the application of the CSI in this hybrid topology to cancel the switching disturbance mean that any resonance, which is situated within the bandwidth of the controller, should theoretically be contained by default. The placement of the resonant frequency within the current spectrum of harmonics to be eliminated means that using only the gain stated in (4) is no longer sufficient Bode plots of the following transfer functions. I csi to I c , the resonance compensator, and the overall closed loop active damped system. and that the frequency characteristic of the CSI to grid current needs to be considered in order to achieve stability.
This task, however, is not straightforward due to the associated phase characteristic at around the resonant frequency. Unlike active damping requirements in other applications that are mainly focused on the reduction of the gain characteristic at the resonant frequency, this application requires that the phase characteristic of the converter side current must be maintained and reproduced accurately in order for the ripple cancellation to take place. As a result, a closed loop control system approach must be put in place to achieve unity gain and zero-phase characteristic throughout the frequency range of interest. Fig. 12 shows the proposed active damping control system, while Fig. 13 shows separately the corresponding Bode plots of the plant (I c /I csi ), of the resonance compensator, and of the overall closed loop response. The switching current ripple extracted from the main converter (L 1 ) current i s is the reference signal for the series capacitor current i c . The resonance compensator acts as a notch filter at the resonant frequency, as shown in Fig. 13 . The controller is designed, so that the closed loop response behaves like a low-pass filter with cutoff frequency around 15 kHz and zero or negligible phase shift up to 5 kHz. The actual implementation means that the (4) block in Fig. 4 is replaced with the resonance compensator.
V. SIMULATION RESULTS
The performance evaluation of the proposed hybrid system shown in Fig. 2 is carried out by implementing the simulation model and the control in PLECS. The first step includes a test to validate the operation of the active damping control system presented in previous section. Steady-state harmonic performance is evaluated in terms of grid current and PCC voltage quality. A solution is explored to remove the PCC voltage ripple caused by the CSI switching, including also the assessment of grid impedance variation. Finally, the semiconductor losses are estimated to assess the full impact of adding the auxiliary CSI to the system.
A. Validation of the Active Damping Compensator
Fig. 14 reveals the transient performance of the system when operation is changed from passive LC L filtering mode (t < 0.28 s) to activation of the CSI (t1 = 0.28 s) followed by a rapid build-up of resonance of the LC circuit is caused by the addition of the small CSI filter capacitor C f and result in a resonant frequency in the proximity of the upper switching sideband. This makes things worse but was deliberately chosen to demonstrate the effectiveness of the active damping compensator which is activated at t2 = 0.36 and facilitates full damping of the resonance (t > 0.7 s) without involving any dissipative element (damping resistance).
In order to assess accurately the performance, the grid currents were sampled at key moments during this transient, and the resulting grid current fast Fourier transforms (FFTs) are shown in Fig. 14(b)-(d) . All three FFTs are performed on a 20-ms window (one grid frequency period). In Fig. 14(b) and (d) , the system is operating in steady [passive LC L filtering in Fig. 14(b) ] or near steady-state conditions [hybrid filtering, Fig. 14(d)] ; therefore, the FFT is indicative of the attenuation of the harmonic filter (passive or active). In Fig. 14(c) , the FFT has been performed on a 20-ms window during the peak of the transient to show the rapid build-up of resonance and, hence, the larger current scale. It can be observed that passive LC L filtering mode offers a good power quality with the highest switching harmonic being reduced from 38 A pk (Fig. 8 ) to 3.2 A pk , which means by almost 12 times (−21.5 dB). A residual current harmonic is present at ∼750 Hz that corresponds to the resonance frequency of the LC circuit formed by the grid/main inverter inductance and the series capacitor C s . The X/R ratio considered, however, provides sufficient damping to this circuit, and the resonant harmonic stays reasonably low.
When active filtering is enabled and after the resonance damped, it can be noticed that the same switching harmonic considered before (950 Hz) is reduced to 1.1 A pk which means by a factor of 34.5 (−30.8 dB). However, the most important harmonic is the upper sideband (1050Hz) that peaks at 1.8 A which corresponds to a smaller attenuation compared to Fig. 8 , and the cause is that the active damping compensator of the LC filter having a resonance at 1.25 kHz, very close to the upper side that needs to be attenuated, is altering the active filter behavior of the circuit. This can be improved by decreasing the CSI filter capacitor, so that the resultant resonant frequency is moved at 1.5 kHz, equally spaced between upper switching frequency sideband and lower twice the switching frequency sideband. This would minimize the interaction between the resonant compensator and the active filter at the relevant switching harmonics.
B. Transient and Steady-State Results
The choice of placement of the resonant frequency in the previous test has been done to demonstrate the functionality of the resonant compensator in a worst case scenario, but this does not result in the best filtering performance of the hybrid system in steady-state conditions. To achieve best performance, the system has been retuned in order to place the resonant frequency at an optimal point, which is the equally spaced from the largest current harmonics of the main VSI. Capacitor C s remains unchanged at 100 μF, while the redesign of the filter required a C p of 7 μF to move the resonant frequency to 1.46 k H z during active filtering mode.
A similar procedure to enable the operation of the auxiliary CSI has been repeated with the resonance compensator activated immediately when transitioning from passive to active filtering. To make the implementation as realistic as possible, the following changes in the simulation models have been implemented for the following tests: 1) a deadtime of 1 μs has been used for the main VSI; 2) an overlap time of 300 ns has been used for the CSI; 3) a 20-mH inductor was connected to the CSI dc-link; and 4) an overvoltage protection clamp circuit set at 1 kV for protection of the CSI switches was also added. The reason why the distortion of the main VSI current due to the deadtime is not so obvious is that its influence is much smaller at low switching frequencies, and this also decreases with the increase in the number of levels. Fig. 15(a) -(d) reveals the transition from passive filtering to active filtering at time t1 (=0.5s) by showing the series capacitor and CSI voltages as well as series capacitor currents. During the transition, a surge of currents in the clamp circuit is noticed, as well as an overshoot of the CSI dc-link current, but the CSI peak voltages is limited to 1 kV. It can be observed that once active filtering is activated, the fundamental voltage component that is proportional with the fundamental current passing through capacitor C s will be slightly reduced with the difference being shared with the CSI. Fig. 16(a) and (b) shows the details at the end of the simulation in Fig. 15 , when the system reached steady state. The voltages seen on the ac side of the CSI when the hybrid converter operates in active filtering mode are below 1 kV, in line with the design specification with the fundamental component remaining at 10% of the voltage at the point of connection. Fig. 16(c) reveals that the main inverter switching ripple is significantly improved, while Fig. 16(e) , which is a zoomed-in view, shows that there is still some residual ripple remaining, but this is at the CSI switching frequency of 30 kHz. Fig. 16(d) reveals the CSI current through the series capacitor along with the dc-link current during steady state. A closer look on the dc-link current shown in Fig. 16(f) shows that its average remains at the 160-A reference value having harmonics at the switching frequency and twice the fundamental frequency (100 Hz). The overall peak-to-peak ripple is ∼5% of the dc reference value.
The harmonic content for significant frequency components less than 5 kHz is shown in Fig. 17 on the output grid current and voltage at the PCC at different moments during the transient performed in Fig. 15 . Fig. 17(a) reveals the harmonic content during passive filtering, which results in a current THD of 0.7% and voltage THD of 1.49%. Once active filtering is enabled, an expected small resonance excitation can be observed in both the output current and voltage, as shown in Fig. 17(b) . Finally, Fig. 17(c) reveals the harmonic content close to steady state (t = 1 s) with the highest current harmonic reduced to 1.6 A and a resulting grid current THD of 0.4%. Although the voltage harmonic content is reduced around 1 kHz, the THD is slightly increased at 1.6% compared with 1.49% during passive filtering.
This can be seen more clearly in Fig. 18(a) and (b) showing steady-state waveforms during passive and active filtering. In passive mode [ Fig. 18(a) ], a small ripple can be observed in both current and voltage waveforms. During active filtering, the ripple caused by the 1-kHz VSI switching will be mitigated by the CSI at the cost of injecting a small 30-kHz current ripple. On the output current, this is barely noticeable due to the high impedance of the filters. However, due to the same large grid impedance, this small 30-kHz residual CSI current ripple that escapes into the ac grid causes a noticeable voltage ripple at PCC, which requires additional consideration.
C. PCC Voltage Ripple Removal and Assessing the Effect of Grid Impedance Variation
To assess the possibility of addressing this PCC voltage ripple issue, an investigation is presented regarding the possible introduction of a shunt capacitance at the PCC to prevent the 30-kHz switching harmonics from being injected in the grid, as shown in the single-phase equivalent circuits of Fig. 19 .
The requirement for this capacitance is to be smaller than capacitor C p , so that the additional resonance is generated at a higher frequency well above the main resonance of 1.46 kHz (5-10 kHz). The 30-kHz voltage harmonic amplitude is small and high enough in frequency, so that a small capacitance in combination with a damping resistor to prevent resonances can provide sufficient attenuation while meeting the requirement of no interference with the fundamental voltage component. To demonstrate this, two situations are compared: with a 1 μF capacitance C f along with a resistance R f of 10 and without. The resulting frequency responses are plotted in Fig. 20 for VSI voltage-to-grid current and CSI current to output current. Although the equivalent circuit for passive filtering shown in Fig. 19 suggests a fifth-order response, the capacitance is small enough to have a negligible effect on the output harmonics produced. The addition of the RC circuit becomes apparent on the CSI transfer function, where the additional resonance can be observed as well as a slight shift in the main resonant frequency. 
D. Grid Inductance Variation
The relatively low SCR chosen resulting in an output inductance ratio of 1 (L 2 :L g ) means that the addition of any capacitive element at the PCC will have a significant effect on the main resonant frequency reducing the effectiveness of the active damping compensator. This is also true of any fluctuations in grid inductance indicating that the proposed system is not ideally suited for weak grid situations, where the grid inductance is significantly large compared with the line side inductance. This is not the case for a higher inductance ratio, where the shift in resonance is less significant although it would still result in a small error around the resonant frequency. In order to demonstrate the effect of grid variations on the active damping compensator, the circuit has been simulated using the above C f /R f combination starting with an inductance ratio of 3:5 (L 2 = 2.8 mH and L g = 0.8 mH). Subsequently, a 50% decrease in the grid inductance to L g = 0.4 mH has also been simulated to verify that for the given situation, there is reasonable tolerance to grid impedance variations. Fig. 21(a) shows the output PCC voltages as well as grid currents without capacitor C f , where the highest harmonic amplitude around 30 kHz is around 12 V, as shown in Fig. 22(a) . Fig. 21(b) and (c) and their FFT in Fig. 22(b) and (c) show the effectiveness of capacitor C f in attenuating the 30-kHz voltage to negligible levels with some improvement evident also around the 1-kHz frequency harmonics.
As the presence of the additional output capacitance has not been accounted for in the active damping compensator, it, therefore, creates an error around the 1.4-kHz resonant frequency in conjunction with the grid impedance variation. This is indicated by the slight increase in the output grid current THD. When the output impedance is further reduced from 0.8 to 0.4 mH, the compensator error seems to be reduced around 1 kHz as the resonant frequency moves toward lower frequencies although with a slight harmonic increase at 15 kHz due to a resonance created by the controller. It can be concluded that the addition of C f is highly effective providing high PCC voltage quality along with high current quality with some flexibility toward grid impedance variations given that the ratio of line inductance is higher than the grid inductance.
E. Semiconductor Loss Estimation
To evaluate the increase of system losses, the semiconductor power loss models have been used to estimate semiconductor losses. First, a realistic pair of power switches has been chosen: the VSI FF400R33KF2C IGBTs from Infineon have been chosen, rated at 3.3 kV/400 A, while for the CSI, the Semikron SEMiX202GB12E4s 1.2 kV/200 A have been chosen. With this choice, the added installed power in the CSI active switches as calculated in [13] reaches 4.5%.
The total semiconductor losses during steady-state operation are summarized in Table III . The conduction vs switching losses seem fairly well balanced for both the VSI and the CSI which shows a reasonable choice of devices for the operating conditions that were considered. The total losses amount to 1% of the system output power (∼ 2 MVA) with the VSI dissipating 14.3 kW and the CSI 2.7 kW which is 15.4% of the VSI losses, a level that can be considered as reasonable and typical also for the extra losses expected in passive filters. The equivalent sw. frequency of a standalone VSI that would produce the same semiconductor losses as the hybrid (Table III) would be 1.35 kHz which will result in a limited reduction of the output current ripple. 
F. Added Installed Power
Based on the steady-state operating performance shown in Fig. 16 and the peak voltage and current stress values of 3.3 kV/490 A for the VSI and 700 V/164 A for the CSI, the added installed power is given by (6) 
The total kVAr processed by the series capacitors as calculated by the product of the total RMS capacitor voltage and current is 17% of the VSI apparent power, mainly contributed by the 50 Hz component. In terms of voltage and current stress this would be similar to a capacitor used in a standalone LCL installation.
VI. EXPERIMENTAL RESULTS To verify the validity of the hybrid converter system in its ability to cancel the switching ripple currents of the main converter by using a low-voltage/low current rated CSI, a laboratory prototype was built. The diagram of the laboratory setup currently in development is shown in Fig. 23 with component values as well as system settings shown in Table IV . The preliminary experimental validation has been done at 70% grid voltage (290 V rms line-to-line voltage resulting in ∼240 V peak voltage. The dc-link voltage of the VSI was 450 V, and the input power processed was ∼3 kW. Fig. 24 (a) and (b) shows the start-up behavior of the hybrid system with the CSI initially disabled and after start-up, set to control only the series capacitor voltage drop (no switching harmonic injection) with CSI voltage drop coefficient K = 10%. It should be noted that the evaluation was, in fact, done with the VSI operating with a much higher value for the relative current ripple (37%) compared with the simulation (20%), which artificially increases the installed CSI power, but the aim for these tests was to have the opportunity to cancel a large switching ripple that would make the cancellation obvious as it is the case. Fig. 24(b) shows the phase to neutral supply voltage, the series capacitor voltage, and the CSI phase voltage. Prior to startup (t0), the series capacitor voltage is small, with all supply voltage being seen across the CSI inputs. In a real implementation, the CSI will be fully shorted before startup to prevent higher voltages being seen at the CSI inputs and allow the use of devices rated below grid voltage. After activation, the series capacitor voltage raises to 220 V pk , while the CSI phase voltage falls to 26 V rms with highest recorded peak at 56 V amounting to a 23% of the grid peak. Fig. 24(a) shows the CSI dc-link current, the CSI current in phase A, the VSI current in phase A, and the cumulated grid current. The fundamental component of the VSI current is ∼8 A pk consistent with a 5.6-A rms fundamental, which results in a power processed of 2.85 kW. The CSI current is mainly fundamental (<1 A pk ) and its own switching ripple. The grid current shows similar harmonics as the VSI currents, since the CSI current is much smaller and harmonic cancellation is not active.
The activation of the harmonic cancellation is shown in Fig. 25(a) and (b) . Fig. 25(b) shows the supply voltage, the CSI voltage across phase A input filter capacitor, and the voltage across the phase A series capacitor. Activation of the active filtering takes place at t1. Before activation, both the CSI voltage and the series capacitor voltage are mainly sinusoidal, with some low order 5th and 7th harmonics resulting in flat tops due to the grid, while the supply voltage seen across the autotransformer shows a noticeable content of 1-kHz harmonics caused by the VSI switching ripple.
After activation, the CSI voltage is significantly distorted. The voltage harmonics are caused by the CSI current injected though the series capacitors, which are also visible in the series voltage capacitors. The supply voltage seen at the outputs of the autotransformer is noticeably cleaner, which is a clear sign that most VSI switching current ripple has been successfully cancelled by the CSI. The effectiveness of the current cancellation is fully disclosed by the current waveforms shown in Fig. 25(a) . The cumulated grid current shows no VSI switching ripple. The improvement in quality is much clearer when the FFT of the VSI current and the cumulated grid current are compared (Fig. 26) , with a 4-5 times reduction (900-Hz harmonic is reduced from 5.5 to 1 div, and 1100-Hz harmonic is reduced from 5 to 1.2 div).
In terms of CSI ratings, it can be noted that during the active filtering, the CSI phase voltage exhibits a peak of 74 V, which is 30% of the peak grid voltage, while the ratio becomes 15.5% if the ratio is evaluated by using the rms voltages (the oscilloscope indicated 26 V compared with the corresponding supply phase voltage of 166 V rms ). The FFT of the CSI voltage shown in Fig. 27 shows the fundamental harmonic amplitude at 20 V at 8% of the grid voltage within the 10% voltage coefficient chosen. The peak current processed by the CSI is the dc-link current (5 A), which is 0.44 of the 11.25-A peak of the VSI currents. The ratio of rms currents is 0.22 (1.34 A rms (CSI)/5.86 A rms (VSI).
To investigate the impact of adding the auxiliary system on losses and power factor (PF), the system has been benchmarked using a power analyzer against the VSI operating standalone while measuring input/output power. The standalone VSI efficiency was recorded at 94.31% at a PF = 1 compared with an efficiency of 93.24% and the PF of 99.3% with the added CSI system in full operation. The added losses of the CSI (∼32 W) are at 1.1% of the input power indicating that the CSI improvement in harmonic performance comes at a minimum power loss and minimal impact on the output PF, therefore, validating the proposed hybrid system.
VII. CONCLUSION
This paper validates the feasibility of the hybrid concept resulting by adding an auxiliary CSI to an MV LC L filter to enhance the switching ripple cancellation while maintaining low installed power on the CSI. The design criteria to achieve low installed power in the CSI that are defining the design of the hybrid system with a stiff grid have been introduced and validated by simulations.
The LC L-CSI connection scenario, which is relevant for upgrading the existing MV inverter installations, introduces some new design challenges related to LC resonance, which have been explored in this paper. To address this challenge, a resonance compensator that behaves similar to a notch filter on the resonance but guarantees zero phase-shift in the frequency range of interest for the switching ripple has been added to the control structure.
To validate the effectiveness of the proposed resonance compensator, the resonant frequency of the hybrid system has been intentionally placed near the biggest VSI current harmonics in order to demonstrate that the design requirements are not strict as long as the compensator is properly designed, but the attenuation performance of the switching ripple nearest to the resonant frequency is affected. This is proven through a set of transient simulation tests by enabling the resonance compensator after the CSI was enabled and a resonance has build up, followed by an effective removal of the resonance after the compensator was activated. Proper placement of the resonant frequencies allows for even better filtering performance. Further investigations into improving the voltage quality affected by the residual CSI switching current ripple in conjunction with high impedances due to high switching CSI frequencies have also been investigated. A study of the semiconductor power losses revealed a reasonable increase of 15% due to CSI losses, which is justified by the improved attenuation of the hybrid active filter, while the added installed power remains under 4%.
Finally, preliminary experimental validation of the system has been provided at 3 kW with the CSI performance showing a fivefold reduction in switching harmonics at the VSI switching frequency while operating at 30% of the grid voltage. Loss measurements show that hybrid system losses increased by 1.1% showing minimal impact on the overall output power for the power quality improvement offered.
